

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
24 June 2004 (24.06.2004)

PCT

(10) International Publication Number
WO 2004/053708 A1

fig.

(51) International Patent Classification⁷: G06F 13/28

(74) Agents: BATTIPEDE, Francesco et al.; Pirelli S.p.A.,
Viale Sarca, 222, I-20126 Milano (IT).

(21) International Application Number:
PCT/EP2002/013847

(22) International Filing Date: 6 December 2002 (06.12.2002)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicant (for all designated States except US): TELECOM ITALIA S.P.A. [IT/IT]; Piazza degli Affari, 2,
I-20123 Milano (IT).

(72) Inventors; and


(75) Inventors/Applicants (for US only): BRAGAGNINI, Andrea [IT/IT]; c/o Telecom Italia S.p.A., Via G. Reiss Romoli, 274, I-10148 Torino (IT). VARRIALE, Antonio [IT/IT]; c/o Telecom Italia S.p.A., Via G. Reiss Romoli, 274, I-10148 Torino (IT).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(Continued on next page)

(54) Title: A METHOD FOR DIRECT MEMORY ACCESS, RELATED ARCHITECTURE AND COMPUTER PROGRAM PRODUCT



(57) Abstract: A method of exchanging data within a direct memory access (DMA) arrangement including a plurality of IP blocks (A, B, C) includes the step of associating with the IP blocks (A, B, C) respective DMA modules (IDMA A, IDMA B, IDMA C), each DMA module including an input buffer (11A, 11B, 11C) and an output buffer (12A, 12B, 12C). The DMA modules (IDMA A, IDMA B, IDMA C) are coupled over a data transfer facility (BUS) in a chain arrangement wherein each DMA module has at least one of its output buffer (12A, 12B) coupled to the input buffer (11B, 11C) of another DMA module downstream in the chain and its input buffer (11B, 11C) coupled to the output buffer (12A, 12B) of another

DMA module upstream in the chain. The DMA modules interact with the respective IP blocks (A, B, C) by writing data from the input buffer (11A, 11B, 11C) of the IDMA module into the respective IP block (A, B, C) and reading data from the respective IP block (A, B, C) into the output buffer (12A, 12B, 12C) of the DMA module. The input (11A, 11B, 11C) and output (12A, 12B, 12C) buffers in the various DMA module are operated in such a way that: - writing of data from the input buffer (11A, 11B, 11C) of the DMA module into the respective IP block (A, B, C) is started when the input buffer (11A, 11B, 11C) is at least partly filled with data; - when said reading of data from the respective IP block (A, B, C) into the output buffer of the DMA module is completed, the data in the output buffer are transferred to the input buffer (11B, 11C) of the DMA module downstream in the chain or, in the case of last DMA module in the chain are provided as output data.